

Notice of References Cited	Application/Control No. 09/899,763	Applicant(s)/Patent Under Reexamination MEYER, STEVEN J.	
	Examiner Luke Osborne	Art Unit 2123	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-5,535,223 A	07-1996	Horstmann et al.	714/744
	B	US-6,339,836 B1	01-2002	Eisenhofer et al.	716/5
	C	US-6,560,572 B1	05-2003	Balaram et al.	703/22
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Steve Meyer "Verilog Plus C Language Modeling with PLI 2.0: The Next Generation Simulation Language" Verilog HDL Conference and VHDL International Users Forum, 1998. IVC/VIUF. Proceedings., 16-19 March 1998 Page(s):98 - 105
	V	Force, C.; Austin, T., "Testing the design: the evolution of test simulation" Test Conference, 18-23 Oct. 1998 Page(s):612 - 621
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.